

- 1 -

DIMMING BALLAST CONTROL IC WITH
FLASH SUPPRESSION CIRCUIT

RELATED APPLICATION

[0001] The present application is based on and claims benefit of U.S. Provisional Application No. 60/440,926, filed January 16, 2003, entitled Dimming Ballast Control IC with Flash Suppression Circuit, to which a claim of priority is hereby made, and which is incorporated in its entirety herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0002] The present invention relates generally to electronic ballasts for fluorescent lamps, and relates more particularly to electronic ballast controls that can prevent fluorescent light flashes.

2. Description of the Prior Art

[0003] Electronic ballasts for fluorescent lamps are well known, particularly those that operate with a switching half bridge. Such an electronic ballast is illustrated in U.S. Patent No. 6,008,593 to International Rectifier Corporation. Electronic ballast controls have evolved to include dimming functions, and in particular substantially linear dimming control. One type of dimming control is illustrated in U.S. Patent No. 6,008,593 to International Rectifier Corporation.

[0004] When fluorescent lamps are operated in a dimmed mode, the electronic ballast can cause problems during ignition of the fluorescent lamp at startup. During startup, the electronic ballast produces a high voltage to ignite the lamp. In the type

of situation where a low light level is selected and the lamp is ignited, an undesirable flash across the lamp can occur because the time it takes for the lamp to first ignite at the maximum brightness level and then transition to the final low dimming level is noticeable to the human eye. For this reason, it would be advantageous to prevent the fluorescent lamp from flashing during ignition and running.

SUMMARY OF THE INVENTION

[0005] In accordance with the present invention, lamp flash is prevented by reducing the transition time from maximum brightness to the final low dimming level. The reduction in transition time gives the lamp the appearance of starting cleanly and smoothly, directly at the desired dimming level. The present invention provides an electronic ballast control for a fluorescent lamp that detects ignition of the lamp. The control method detects ignition at the earliest available time and closes the loop so that the system can transition to the minimum dimming setting before the human eye can detect a flash. The circuit measures the peak output current against an upper threshold as the current increases during the ignition ramp. When the peak current exceeds the upper threshold, the threshold is then decreased to a lower threshold. When the lamp ignites, the current decreases below the lower threshold and the circuit closes the dimming loop. The current supplied through the electronic ballast drops to the reduced power level threshold, the dimming control is active with a closed loop control.

[0006] Also, the lamp can extinguish during rapid changes in dimming levels. The present invention provides an electronic ballast control with a rate attenuation control for dimming changes to prevent lamp from extinguishing.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The invention is described below in greater detail with reference to the accompanying drawings in which:

[0008] Figure 1 is a circuit diagram of an exemplary electronic ballast with the dimming ballast control according to the present invention;

[0009] Figure 2 is a simplified model of the ballast output stage;

[0010] Figure 3 is a graph illustrating output stage transfer function responses for different lamp power levels in the electronic ballast;

[0011] Figure 4 is a graph showing electronic ballast output stage waveforms as a function of time;

[0012] Figure 5 is a plot of lamp power versus phase shift for the electronic ballast output stage;

[0013] Figure 6 is a circuit diagram illustrating startup circuitry components for the electronic lamp ballast;

[0014] Figure 7 is a plot of startup capacitor voltage versus time;

[0015] Figure 8 is a circuit block diagram illustrating the internal structure of the electronic ballast control;

[0016] Figure 9 is a state diagram of the operation of the electronic ballast control;

[0017] Figure 10 is a partial circuit diagram showing the components involved in preheat operation of the electronic ballast;

[0018] Figure 11 is a set of waveforms illustrating preheat operation for the electronic ballast;

[0019] Figure 12 is a partial circuit diagram illustrating components involved in lamp ignition circuitry;

[0020] Figure 13 is a graph illustrating electronic ballast current in different phases of operation;

[0021] Figure 14 is a graph showing lamp ignition and transition to running mode voltage levels as a function of time;

[0022] Figure 15 is a partial circuit diagram illustrating components involved in dimming circuitry operation for the electronic ballast;

[0023] Figure 16 is a set of waveforms illustrating phase control operation in the electronic ballast control;

[0024] Figure 17 is a set of waveforms illustrating dimming settings relating to switching operation;

[0025] Figure 18 is a partial circuit diagram of electronic ballast components related to current sensing circuitry;

[0026] Figure 19 is a set of waveforms illustrating current sensing timing in the electronic ballast control; and

[0027] Figure 20 is a set of timing diagrams illustrating fault detection and response.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0028] The present invention provides an improvement to a dimming electronic ballast controlled to prevent lamp flash. Referring now to Figure 1, a typical circuit arrangement for an electronic ballast is illustrated as circuit 50. A fluorescent lamp 100 is operated by the electronic ballast based on input settings and parameter selection. The electronic ballast operates with a half bridge composed of two switches including a high side switch Q1 and a low side switch Q2. Switches Q1 and Q2 are operated by electronic ballast control IC 60 in accordance with the input command and parameter settings provided by external components on control IC 60. Control IC 60 provides a ballast control and a half bridge driver in a single IC, and is capable of sensing lamp power without the use of a current transformer. Control IC 60 provides closed loop lamp power control and preheat current control, the preheat

time and current being programmable by external components. A lamp ignition detection feature is also provided by control IC 60, along with a programmable time for adjusting the power ramp from ignition to dimming set level. An input DIM of control IC 60 receives a 0.5 to 5 volt DC dimming control input to set the light level output controlled by control IC 60. Control IC 60 is made to be flexible for use with a number of types of fluorescent lamps, and so provides minimum and maximum lamp power adjustments, as well as a programmable minimum frequency to adjust the range of operation for the selected lamp 100. An input CS to control IC 60 is obtained from a low side switch in the switching half bridge to determine current supplied to lamp 100. The current sense signal is taken as a voltage signal derived from the gate-to-drain resistance of the low side switch Q2, for example.

[0029] Control IC 60 is designed to work with high power switches Q1 and Q2 that are capable of withstanding voltages in the range of 600 volts. The phase control provided by control IC 60 obtains a nearly linear dimming control throughout the range of dimming values and obtains a closed loop control with lamp power sensing to eliminate the need of a current transformer. The closed loop current control contributes to minimizing changes to components that may be needed in existing ballasts when control IC 60 is used to replace an electronic ballast control to provide a dimming feature. Control IC 60 also realizes a number of fault detection features including failure to ignite, filament failure, thermal overload, lamp failure during normal operation and power supply faults including undervoltage. An automatic restart function is also included in control IC 60 to permit the lamp to be reignited in the case of a low voltage condition in the power supply.

[0030] Referring now to Figures 2 and 3, a simplified circuit for illustrating operation of the output stage of the fluorescent lamp electronic ballast is illustrated as circuit 80. Chart 70 in Figure 3 illustrates the transfer function characteristics of model circuit 80 at different operating modes and power levels. The ballast output

stage is modeled as inductor L, capacitor C and a resistor network composed of filament resistors R1-R4 and lamp resistor R_{lamp}. During preheat and ignition circuit 80 is a high-Q series LC with a strong input current to input voltage phase inversion from +90 to -90° at the resonance frequency. For operating frequencies slightly above resonance and higher, the phase is fixed at -90° during preheat and ignition modes. During dimming or run mode, circuit 80 is modeled as an inductor L in series with a parallel RC combination, with a weak phase inversion at high lamp power and a strong phase inversion at low lamp power.

[0031] Referring now to Figure 4, the phase shift of the input current is illustrated in the time domain in graph 90. Graph 90 shows the input current shifted -90° from the input half bridge voltage during preheat and ignition, and between zero and -90° after ignition and during normal running. In the phase control of control IC 60, zero phase shift corresponds to maximum power. The phase adjustment versus lamp power is plotted in graph 40 in Figure 5. As can be seen from graph 40, the relationship between phase difference and lamp power is very linear over the entire range of dimming operation, even down in the extremely low light levels of operation where the resistance of the lamp can change by orders of magnitude as a function of supplied power.

[0032] Referring now to Figure 6, a circuit diagram showing a portion of the components of circuit 50 is illustrated to show operation of the electronic ballast in undervoltage lockout mode (UVLO). Undervoltage lockout provides a preventative measure for protecting switches Q1 and Q2 in an undervoltage condition. Typically, during startup, drive voltage is rising but not sufficient to properly activate the output drivers of control IC 60 and insure proper operation of switches Q1 and Q2. Accordingly, the high and low side output drivers for switches Q1 and Q2, respectively, are not activated until control IC 60 is fully functional with an appropriate power supply level. At the same time, an ultra low quiescent current of

less than 200 micro amps is maintained by control IC 60 on pin VCC. Circuit 30 includes a charge pump in the electronic ballast output stage composed of resistor R1, capacitors C1 and C2 and diodes D1 and D2. Circuit 30 obtains an efficient startup supply by using the startup current supplied by control IC 60 together with the electronic ballast output stage components in the charge pump.

[0033] Startup capacitor C1 charges with current supplied through resistor R1, which is partially reduced by the startup current drawn by control IC 60. Resistor R1 is chosen to provide approximately two times a maximum startup current at low line voltage levels to obtain suitable operation under worse case input power conditions. Control IC 60 turns on after the voltage on capacitor C1 reaches a startup threshold and the voltage on pin VDC of control IC 60 is about 5.1 volts. The condition of the voltage on pin VDC is to provide brownout protection as described in greater detail below. Once control IC 60 turns on, driver outputs HO and LO begin to oscillate to drive the electronic ballast. As drive outputs HO and LO begin to oscillate, control IC 60 draws more current and startup capacitor C1 begins to discharge due to the extra current draw.

[0034] Referring now to Figure 7, as capacitor C1 begins to discharge the voltage supplied by the charge pump begins to contribute rectified current to charge capacitor C1 above the operating threshold voltage for control IC 60. As the charge output increases, it serves as the supply voltage in combination with a 15.6 volt zener clamp that is internal to control IC 60. Startup capacitor C1 and snubber capacitor C2 are chosen to provide good startup functionality even in worst case IC conditions. A boot strap diode D3 and supply capacitor C3 contribute to delivering the supply voltage for the high side driver circuitry. Preferably, the high side supply is charged up before the first driver output pulse on driver output HO. Accordingly, the first pulse supplied by control IC to the switching half bridge is on driver output LO to begin driving the switch oscillation on switch Q2. During UVLO mode, the high and

low side driver outputs HO and LO are maintained at a low level, while pin VCO of control IC 60 (Figure 1) is internally pulled up to 5 volts, which resets the starting frequency of the electronic ballast to the high level of the range. Also during startup, pin CPH is internally connected to COM in control IC 60, which serves to reset the preheat time for preheating the filaments of lamp 100.

[0035] Control IC 60 also provides brownout protection by conditioning the oscillation of the output drivers on several input voltage conditions. In addition to the voltage on pin VCC being above the startup threshold, pin VDC of control IC 60 is checked for a voltage level of above 5.1 volts to permit oscillation of the driver outputs. A voltage divider composed of resistor R3 and resistor RVDC connected to the rectified AC line input provides programmable voltage levels for brownout protection thresholds. The voltage divider connected to pin VDC measures the rectified AC line input voltage to the electronic ballast, while providing a programmed turn-on and turn-off level for line voltage levels. A filter capacitor CVDC is connected to pin VDC to contribute to reducing ripple voltage to a level that is suitably low, while preventing the lower turnoff threshold of 3 volts, for example, from being reached during normal line conditions. Capacitor CVDC contributes to preventing lamp 100 from extinguishing during low line level conditions before control IC 60 is properly reset. If a brownout condition occurs, the DC bus can drop to a voltage level below a low threshold that is used by the tank circuit to maintain an appropriate lamp voltage. The brownout protection circuit permits the electronic ballast to achieve a clean turn off of lamp 100 before the DC bus drops to a low value that resets control IC 60 to the preheat mode to obtain an appropriate restart when the line voltage returns to its appropriate value.

[0036] Referring now to Figure 8, a block diagram of the internal structure of control IC 60 is illustrated generally as circuit 110. As illustrated in circuit 110, control IC 60 provides oscillating driver outputs HO and LO based on a voltage

control oscillator that is driven by a signal supplied on pin VCO. Inputs are provided for preheat parameter selection, as well as minimum and maximum values for the range of electronic ballast operations. Circuit 110 also illustrates fault detection features including undervoltage, overtemperature, overcurrent and so forth, that combine to provide an error signal ERR while also providing a feature for shutting off driver outputs HO and LO.

[0037] Referring to Figure 9, a state diagram 120 illustrates operation of electronic ballast control IC 60, beginning with power supplied to the electronic ballast being turned on. As power begins to flow to the electronic ballast, control IC 60 is placed in UVLO mode in state 121. In UVLO mode, the switching half bridge is prevented from operating while a current is supplied by VCC to begin charging startup capacitor C1. Preheat capacitor CPH is set to zero volts and the oscillator function supplied by the VCO in control IC 60 is turned off. Control IC 60 continues in state 121 until certain conditions are met, including the supply voltage reaching a predetermined threshold of greater than 12.5 volts, for example, the bus supply voltage reaching a value greater than 5.1 volts, for example, a shutdown fault detection signal being less than 1.7 volts to indicate the status of lamp 100 as appropriate, for example, and the temperature of control IC 60 is appropriate, i.e., TJ is less than 165°C, for example.

[0038] Once the above conditions are met, control IC 60 proceeds to state 122 and enters preheat mode operation. During preheat mode, the switching half bridge is turned on and begins to oscillate to supply power to the filaments of lamp 100. Peak current control is established through voltage values VCSPK and VIPH to prevent large currents. Capacitor CPH charges and determines the duration of preheat time, while the dimming features and overcurrent fault detection is disabled.

[0039] Preheat mode ends when capacitor CPH charges to above 5.1 volts, for example, and control IC 60 operation moves to state 123 and begins ignition mode.

During ignition mode, the high frequency of oscillation used during startup begins to ramp downward to increase the power supplied to lamp 100. During state 123, the dimming function is placed in an open circuit condition to obtain the flash suppression feature of the present invention, and overcurrent fault detection is enabled. At this point, the electronic ballast is attempting to ignite lamp 100 where VCS is increased above an increased value of VIPH to enable ignition at a high power level. Once voltage VCS increases above the increased value of VIPH, VIPH is reduced to a value under which VCS will be considered to be normal in run mode. Once ignition is detected, VCS drops down to be less than VIPH at the reduced value, and control IC 60 exits ignition mode to go into normal run mode.

[0040] Normal run mode, or dimmer mode, in state 124 is the normal state of operation for the electronic ballast and lamp 100 when the system is operating properly. In this state, the phase control is operated to drive the switching half bridge to a desired switching rate and power level based on a reference phase value. The dimming control operation is enabled and set to an appropriate value based on an input signal and a ramp to the desired value from an initial startup state. In this mode, all the fault detection features are enabled, including overcurrent direction, and the electronic ballast operates normally.

[0041] During any of the startup states 121-124, faults can be detected and an appropriate response can be maintained to prevent damage to the electronic ballast and lamp 100. For example, during startup an output stage power fault in the electronic ballast causes the electronic ballast to return to UVLO mode state 121. In addition, a DC bus or AC line power fault or loss of power results in the return to state 121 where control IC 60 is placed in UVLO mode. In addition, a lamp fault or missing lamp is determined based on the value of pin SD becoming greater than 2.0 volts, for example, and control IC 60 returns to state 121 and UVLO mode.

[0042] Faults that may occur during different stages of the startup process are also handled in a fault mode in state 125. When control IC 60 is in any of states 122-124, an overtemperature fault is provided to transition operation to state 125. In either of states 123 or 124, a hard switching fault is provided when the current sense is greater than a given threshold and the control transitions to state 125. During ignition mode in state 123, a failure to ignite the lamp also results in a transition to state 125. In dimming mode in state 124, an overcurrent fault is detected that causes a transition to fault mode state 125. Fault mode state 125 sets the electronic ballast into a failsafe type condition and sets a fault latch that is reset with lamp removal or power cycling. In this mode, the switching half bridge is turned off and a low quiescent current output of approximately 240 microamps is provided in the output supply stage. The preheat capacitor is discharged to zero to reset the preheat time, while the supply voltage is maintained at approximately 15.6 volts and the oscillator is turned off. Transition out of fault mode state 125 returns operation of control IC to UVLO mode state 121 to reinitiate a startup procedure.

[0043] Referring to Figure 10, a more detailed explanation of the preheat circuitry and operation is provided with reference to a preheat circuit diagram 130. Control IC 60 enters preheat mode when voltage VCC exceeds the UVLO + threshold and voltage VDC exceeds 5.1 volts. In this preheat mode, driver outputs HO and LO begin to oscillate in the high range of the operating frequency with a 50% duty cycle and an internally set dead time of approximately $2\mu\text{m}$. Pin CPH is internally disconnected from COM and an internal $1\mu\text{A}$ current source charges the external timing capacitor CCPH that is connected on pin CPH. Capacitor CCPH charges linearly to obtain the preheat duration time for preheating the filaments of lamp 100. Also during preheating, an internal $1\mu\text{A}$ current source slowly discharges external capacitor CVCO on pin VCO to decrease the voltage applied on pin VCO. By decreasing the voltage on pin VCO, the oscillator frequency decreases towards

resonance, thereby increasing the load current. The peak voltage measured on pin CS related to load current increases as load current flows through external sense resistor RCS. When the peak voltage on pin CS exceeds the voltage level on pin IPH, a $60\mu\text{A}$ internal current source is connected to pin VCO and capacitor CVCO begins to discharge. These operations are reflected in the waveforms of Figure 8 illustrating VRCS, ICVCO and VCVCO plotted against time.

[0044] When the $60\mu\text{A}$ internal current source is connected to pin VCO to charge capacitor CVCO, the voltage on pin VCO increases. As the voltage on pin VCO increases, the frequency increases, resulting in a reduced load current. As load current measured as a voltage on pin CS decreases, and as the voltage falls below the voltage on pin IPH, the $60\mu\text{A}$ current source is again disconnected. Disconnecting the $60\mu\text{A}$ current source again causes the frequency of oscillation to decrease, thereby again increasing load current. This cyclic operation continues during preheat mode to heat the filaments of lamp 100. The feedback obtained through the current sense on pin CS keeps the peak preheat current regulated to the user programmed setting on pin IPH for the duration of the preheat time. An internal current source connected to external resistor RIPH sets a voltage reference for the peak preheat current. The duration of the preheat time is set to the amount of time capacitor CCPH takes to charge to above 5 volts.

[0045] Referring now to Figure 12, a simplified circuit diagram 140 is illustrated for ignition operation of the electronic ballast. In circuit 140, ignition mode begins when the voltage on pin CPH exceeds 5 volts. The voltage supplied on pin IPH is disconnected from external resistor RIPH and instead connected to a higher internal threshold of 1.6 volts to maintain an appropriate response based on the current sense value on pin CS (see Figure 8). An ignition frequency ramp is initiated as capacitor CVCO discharges linearly through an internal $1\mu\text{A}$ current source 141. As the frequency decreases linearly towards the resonance frequency of the high-Q ballast

output stage, the lamp voltage and lamp current increase. Referring for a moment to Figure 13, a graphical illustration of the increasing power supplied to the lamp is shown, as reflected by the current sense voltage measurement on pin CS.

[0046] The switching frequency of the electronic ballast continues to decrease until lamp 100 ignites or the current limit is reached, causing a fault which puts control IC 60 into fault mode. The peak current limit is determined by the 1.6 volt threshold and the external current sensing resistor RCS connected through a small resistance to pin CS. This threshold sets the maximum desired peak ignition current, and consequently the maximum peak ignition voltage, for the ballast output stage. The selection of the voltage threshold and the current sense resistor RCS are made to prevent the peak ignition current from exceeding the current ratings of the output stage switches Q1 and Q2. In addition, the values are chosen to prevent the resonant inductor (Figures 1 and 2) from saturating at any time during operation of the electronic ballast.

[0047] When the electronic ballast control IC 60 is set to a low dimming level, it is possible to cause a flash across the lamp during the ignition of the lamp. This flash can occur due to the time it takes to transition from the maximum brightness level after ignition to the low brightness dimming setting. To prevent this flash, an ignition detection circuit measures the voltage on pin CS and compares it to the voltage on pin IPH. During ignition, as the frequency is ramping downward to increase current and voltage supplied to the lamp, circuitry in control IC 60 increases the voltage on pin IPH to approximately 20% above the voltage value set during preheat mode. As the voltage on pin CS increases, it eventually exceeds the 20% increased voltage on pin IPH. At that point, the voltage on pin IPH is decreased to approximately 10% above the preheat set point voltage, at which point the ignition detection circuit is made active. Figure 13 illustrates the voltage on pin CS related to typical values on pin IPH, with an additional 20% or 10% indicated.

[0048] Once lamp 100 ignites, the voltage on pin CS falls below the voltage on pin IPH because of the changing characteristic of the load circuit including lamp 100. Once the voltage on pin CS decreases below the voltage on pin IPH, control IC 60 enters dimming mode and the phase control loop is made active in closed loop mode. During ignition, the voltage on pin CS is made to rise above the voltage on pin IPH, increased by an additional 20% so that the ignition detection circuit can function properly. Once the lamp ignites, the voltage on pin CS decreases to a value below the voltage on pin IPH increased by 10% and control IC 60 properly enters dimming mode.

[0049] Upon entering dimming mode, control IC 60 operates in phase control mode with closed loop control to regulate the phase of the load current based on the control input on pin DIM. The phase control with the VCO modifies lamp power in accordance with the control input to obtain an appropriate dimming level while maintaining high efficiency. If the control input makes a rapid significant change, the phase control loop can respond faster to the input than the lamp is able to because of its physical properties. The result of these rapid control changes can cause the VCO to overshoot, resulting in a frequency dip below a minimum set value, thereby extinguishing the lamp.

[0050] To prevent this problem, the rate at which dimming settings can change is controlled by control IC 60. When control IC 60 enters dimming mode, pin DIM is connected internally to pin CPH to discharge capacitor CCPH connected to pin CPH. Resistor RDIM connected to pin DIM controls the rate of discharge of capacitor CCPH as voltage VCPH decreases to the input control setting level. Accordingly, the rate of change from maximum brightness to the input dimming set level is programmably controlled. Resistor RDIM can be selected for a fast time constant to minimize the amount of flash visible over the lamp just after ignition. Alternatively, RDIM can be selected for a long time constant so that the brightness of lamp 100

ramps down smoothly to the input dimming set level. Accordingly, capacitor C_{CPH} on pin CPH provides multiple functions by setting preheat time, rate of change for transition to dimming mode and also provides a filter function on pin DIM during dimming to increase high frequency noise immunity. By providing one capacitor to serve all these functions, component count is significantly reduced. Figure 14 illustrates the rate of change for moving from the ignition power level to the dimming set level.

[0051] When control IC 60 enters dimming mode, a closed loop phase control is implemented to regulate lamp power. The phase of the output stage current is detected and compared against a reference phase to generate an error value. The error value is used to modify operation of the VCO to modify the frequency and change the phase to force the error value to zero. Referring now to Figure 15, an internal 15 microamp current source is connected to pin VCO during dimming mode to discharge capacitor C_{VCO} and decrease the frequency until the phase control can lock onto the phase. Once a phase lock is achieved, the phase detector outputs short pulses to an open drain PMOS switch 151 to charge capacitor C_{VCO} through internal resistor R_{FB}. Referring for a moment to Figure 16, the pulses are generated each time an error pulse occurs, indicated as VERR. This pulsing action slightly influences the integrator at the input of the VCO to maintain the phase of the output stage current locked in phase with the reference.

[0052] An input dimming control on pin DIM with a range of from 0.5 to 5 volts provides a dimming interface for analog lamp power control. The 5 volts DC corresponds to a minimum phase shift, resulting in maximum lamp power. The output of the dimming interface is provided as a voltage on pin MIN, which is compared to the voltage on internal timing capacitor C_T (Figure 8) to produce a frequency-independent digital reference phase.

[0053] Referring now to Figure 17, an illustration of the relationship between the programmed resistances, the voltage on the timing capacitor and the reference phase is illustrated. The charging time of capacitor CT from 1 volt to 5.1 volts determines the on time of output gate drivers HO and LO, and corresponds to -180° of possible phase shift in load current, absent switching dead time. For the zero to -90° dimming range, the voltage on pin MIN is bounded between 1 volt and 3 volts using pins MIN and MAX. An external resistor RMAX on pin MAX programs the minimum phase shift reference, or maximum lamp power, which corresponds to 5 volts input dimming set level on pin DIM. An external resistor RMIN on pin MIN sets the maximum phase shift or minimum lamp power, which corresponds to the low level of the dimming range of 0.5 volts on pin DIM.

[0054] Referring now to Figure 18, a circuit diagram 180 illustrates a portion of the electronic ballast related to current sense circuitry. During dimming mode, the current sense circuitry detects overcurrent situations that can occur during hard switching, and also detects zero crossings to measure the phase of the total load current. A digital current sense blanking circuit blanks out the sense signal from the zero crossing detection comparator for 400 nanoseconds after drive signal LO goes high to reject any switching noise which can occur at the turn on of low side switch Q2. The internal blanking time of 400 nanoseconds reduces the dimming range slightly, as indicated in Figure 19, when operating at minimum phase shift corresponding to maximum lamp power. External programming resistor RMAX on pin MAX is selected to provide a minimum phase shift value with a safe margin from the blanking time. A series resistor R1 limits the amount of current flowing out of pin CS when the voltage across current sense resistor RCS goes below -0.7 volts. A filter capacitor on pin CS may be used to reduced other possible asynchronous noise source interference that may exist in the ballast system.

[0055] Referring now to Figure 20, a timing diagram illustrating hard switching detection is shown. During dimming mode, the peak current regulation circuit that is active during preheat and ignition is disabled. If non zero voltage switching occurs at the output of the switching half bridge composed of switches Q1 and Q2, high current spikes will result. A lamp filament failure, lamp end of life, lamp removal or a dead time shorter than that required for commutation can all cause hard switching. Accordingly, control IC 60 enters fault mode and the high and low side driver outputs HO and LO are both turned off if the peak voltage on pin CS exceeds 1.6 volts at any time during dimming mode. The fault mode can be reset by cycling the supply voltage on VCC below 10.9 volts or by the detection of greater than 2.0 volts on pin SD. Control IC 60 returns to preheat mode, as illustrated in state diagram 120 in Figure 9.

[0056] Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.